TS-4700 PCB Changelog

From embeddedTS Manuals
Revision as of 16:39, 18 November 2015 by Mark (talk | contribs) (Created page with "{| class=wikitable |- ! Revision ! Changes |- | A | * Initial Release |- | B | * FPGA 1.2V regulator (U7) changed from a NCP584 to a NCP585 * CPU Core regulator changed from ...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Revision Changes
A
  • Initial Release
B
  • FPGA 1.2V regulator (U7) changed from a NCP584 to a NCP585
  • CPU Core regulator changed from a (U15) AOZ1022 to a (U19) SC183C
  • Power sequencer circuit updated (added U15 and U16).
  • Reset Latch (U4) uses a different signal for reset.
C
  • Change RAM (U17 & U18) from two x8 DDR2 to one x16 DDR3 to address EOL of original RAM.
  • Add RAM termination circuit (U17)
  • RAM regulator changed for 1.5V for DDR3 from FAN2022 (U6) to MVPG30 (U18)
  • Adjust power sequence
Retrieved from "http://docs.embeddedTS.com/index.php?title=TS-4700_PCB_Changelog&oldid=6663"