TS-7970 U-boot changelog: Difference between revisions

From embeddedTS Manuals
No edit summary
No edit summary
Line 26: Line 26:
* Added tsmicroctl command to read adc values, or start the sleep mode for the board.  Requires a silabs from May 27th 2016 or later to include the sleep mode.
* Added tsmicroctl command to read adc values, or start the sleep mode for the board.  Requires a silabs from May 27th 2016 or later to include the sleep mode.
* Added FPGA_RESET# through a signal rather than a FPGA POR.  Requires FPGA REV 5 for FPGA reset to work correctly.
* Added FPGA_RESET# through a signal rather than a FPGA POR.  Requires FPGA REV 5 for FPGA reset to work correctly.
{{Warning|Do not update past this u-boot without having REV 5 of the FPGA or the FPGA will not be reset on startup.}}
|-
|-
| [ftp://ftp.embeddedarm.com/ts-socket-macrocontrollers/ts-4900-linux/u-boot/ Jun-01-2016]
| [ftp://ftp.embeddedarm.com/ts-socket-macrocontrollers/ts-4900-linux/u-boot/ Jun-01-2016]

Revision as of 10:37, 3 June 2016

Jun-17-2015
  • Added TS-7970 support
Jul-27-2015
  • Added fix for PCIe hang in Linux. Some of the GPR1 regs were not being reset after a reboot. U-boot will now reset these before going into Linux. This hang was not present on all CPUs, usually solo, and only if PCIe is enabled in the kernel.
Oct-07-2015
  • TS-7970 now has a POR on every reboot
  • TS-7970 can reload the FPGA from a /boot/ts7970.vme file
  • PUSH_SW is now read through i2c to free up FPGA_IRQ_1
May-09-2016
  • Updated to imx_v2015.04_3.14.52_1.1.0_ga branch
  • Updated DDR config to latest NXP recommendations
  • Includes new thermal driver. If the CPU has overheated and rebooted it will wait in u-boot until the system cools down to the temperature specified in the thermal fuses. These are adjustable one time in software.
  • Disabled NFS umountall
May-27-2016
  • Added tsmicroctl command to read adc values, or start the sleep mode for the board. Requires a silabs from May 27th 2016 or later to include the sleep mode.
  • Added FPGA_RESET# through a signal rather than a FPGA POR. Requires FPGA REV 5 for FPGA reset to work correctly.
WARNING: Do not update past this u-boot without having REV 5 of the FPGA or the FPGA will not be reset on startup.
Jun-01-2016
  • Added suggested fixes for Micrel PHY errata.
  • Added FPGA and Silabs revision to startup output.
Retrieved from "http://docs.embeddedTS.com/index.php?title=TS-7970_U-boot_changelog&oldid=7268"