Ts75xx FPGA

From embeddedTS Manuals
Revision as of 11:12, 13 September 2012 by Mark (talk | contribs) (Created page with "This board features a Lattice LFXP2 FPGA. The CPU connects to the FPGA using SPI, and since access to SPI is not atomic we have implemented the SBUS as a safe way for mul...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

This board features a Lattice LFXP2 FPGA. The CPU connects to the FPGA using SPI, and since access to SPI is not atomic we have implemented the SBUS as a safe way for multiple processes to access FPGA registers.