TS-4100 PCB Changelog

From embeddedTS Manuals
Revision Changes
A
  • Initial Release
B
  • Removed power toggle for FPGA_3.3V
  • Added additional resistor straps to determine build type
  • ETH_PHY_IRQ disconnected
  • Added pullups to phy pins 19/30 for correct strapping
  • PHY uses FPGA DIO for reset
  • Added supercap fixes
  • Remove U19 FPGA reset IC, using CPU GPIO instead
  • Allow power to be switched to the eMMC
  • Added pulldown on SPI MOSI to identify REV B boards
  • OFF_BD_RESET# has 47K pulldown resistor
  • No CHRG jumper moved to FPGA IO
C
  • Add pullup to eMMC enable
  • Adjust RAM voltage to 1.5 V to be compatible with standard and low power
  • EXT_RESET# now able to cause microcontroller reset
  • SD pullup to SD_POWER rail, allows for proper 1.8 V UHS operation
  • Removed SD traces to TS-SOCKET, caused signal integrity issues
Retrieved from "http://docs.embeddedTS.com/index.php?title=TS-4100_PCB_Changelog&oldid=10748"