TS-7250-V3 ADC Header: Difference between revisions

From embeddedTS Manuals
(Created page with "The ADC header supports 5 channels of 0-30VDC ADC. Of these 5, 3 channels support sampling 0-20mA current loops. These channels are sampled from /sys/devices/platform/soc/21...")
 
No edit summary
Line 52: Line 52:
|  
|  


[[File:TS-7250-V3-ADC.png|300px]]
[[File:TS-7250-V3-ADC.svg|300px]]


|}
|}

Revision as of 14:37, 24 February 2020

The ADC header supports 5 channels of 0-30VDC ADC. Of these 5, 3 channels support sampling 0-20mA current loops. These channels are sampled from /sys/devices/platform/soc/2100000.aips-bus/2198000.adc/iio:device0#/.

For example: 

# Disable current loops:
Signals Pin Layout
Pin Signal
1 GPIO1_IO00/ADC?
2 GND
3 GPIO1_IO01/ADC?
4 GND
5 GPIO1_IO05/ADC?
6 GND
7 GPIO1_IO08/ADC?
8 GND
9 GPIO1_IO09/ADC?
10 GND

TS-7250-V3-ADC.svg

Retrieved from "http://docs.embeddedTS.com/index.php?title=TS-7250-V3_ADC_Header&oldid=11410"