TS-7250-V3 ADC Header: Difference between revisions
From embeddedTS Manuals
No edit summary |
No edit summary |
||
| Line 41: | Line 41: | ||
|- | |- | ||
| 9 | | 9 | ||
| iio:device0/voltage9 | | iio:device0/voltage9 [[#TS-7250-V3 Supervisory Low Power Mode|WAKE_UP#]] | ||
|- | |- | ||
| 10 | | 10 | ||
Revision as of 10:57, 22 February 2023
The ADC header supports 5 channels of 0-30VDC ADC. Of these 5, 3 channels support sampling 0-20mA current loops. These channels are sampled from:
cat /sys/bus/iio/devices/iio\:device1/in_voltage{0,1,5,8,9}_raw
See the ADC section for more details on sampling these pins.
| Signals | Pin Layout | ||||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
|
