TS-7250-V3 PC104 Header: Difference between revisions
From embeddedTS Manuals
No edit summary |
No edit summary |
||
Line 143: | Line 143: | ||
| | | | ||
| A20 | | A20 | ||
| ISA_ADD_11 | | [[#PC104_Bus|ISA_ADD_11]]/[[#GPIO|Bank 9 IO 11]] | ||
| | | | ||
| C11 | | C11 | ||
| ISA_DAT_08 | | [[#PC104_Bus|ISA_DAT_08]]/[[#GPIO|Bank 8 IO 8]] | ||
| | | | ||
| D11 | | D11 | ||
| [[#GPIO|Bank 7 IO 8]] | | [[#GPIO|Bank 7 IO 8]] | ||
|- | |- | ||
| B19 | | B19 | ||
| [[#GPIO|Bank 6 IO 6]] | | [[#GPIO|Bank 6 IO 6]] | ||
| | | | ||
| A19 | | A19 | ||
| ISA_ADD_12 | | [[#PC104_Bus|ISA_ADD_12]]/[[#GPIO|Bank 9 IO 12]] | ||
| | | | ||
| C10 | | C10 | ||
| Unused | | Unused | ||
| | | | ||
| D10 | | D10 | ||
| [[#GPIO|Bank 7 IO 7]] | | [[#GPIO|Bank 7 IO 7]] | ||
|- | |- | ||
| B18 | | B18 | ||
| [[#GPIO|Bank 6 IO 7]] | | [[#GPIO|Bank 6 IO 7]] | ||
| | | | ||
| A18 | | A18 | ||
| ISA_ADD_13 | | [[#PC104_Bus|ISA_ADD_13]]/[[#GPIO|Bank 9 IO 13]] | ||
| | | | ||
| C09 | | C09 | ||
Line 183: | Line 174: | ||
| | | | ||
| D09 | | D09 | ||
| [[#GPIO|Bank 7 IO 6]] | | [[#GPIO|Bank 7 IO 6]] | ||
|- | |- | ||
| B17 | | B17 | ||
| [[#GPIO|Bank 6 IO 8]] | | [[#GPIO|Bank 6 IO 8]] | ||
| | | | ||
| A17 | | A17 | ||
| ISA_ADD_14 | | [[#PC104_Bus|ISA_ADD_14]]/[[#GPIO|Bank 9 IO 14]] | ||
| | | | ||
| C08 | | C08 | ||
| Unused | | Unused | ||
| | | | ||
| D08 | | D08 | ||
| [[#GPIO|Bank 7 IO 5]] | | [[#GPIO|Bank 7 IO 5]] | ||
|- | |- | ||
| B16 | | B16 | ||
| [[#GPIO|Bank 6 IO 12]] | | [[#GPIO|Bank 6 IO 12]] | ||
| | | | ||
| A16 | | A16 | ||
| ISA_ADD_15 | | [[#PC104_Bus|ISA_ADD_15]]/[[#GPIO|Bank 9 IO 15]] | ||
| | | | ||
| C07 | | C07 | ||
| Unused | | Unused | ||
| | | | ||
| D07 | | D07 | ||
| [[#GPIO|Bank 7 IO 4]] | | [[#GPIO|Bank 7 IO 4]] | ||
|- | |- | ||
| B15 | | B15 | ||
| [[#GPIO|Bank 6 IO 13]] | | [[#GPIO|Bank 6 IO 13]] | ||
| | | | ||
| A15 | | A15 | ||
| ISA_ADD_16 | | [[#PC104_Bus|ISA_ADD_16]]/[[#GPIO|Bank 10 IO 0]] | ||
| | | | ||
| C06 | | C06 | ||
| Unused | | Unused | ||
| | | | ||
| D06 | | D06 | ||
| [[#GPIO|Bank 7 IO 3]] | | [[#GPIO|Bank 7 IO 3]] | ||
|- | |- | ||
| B14 | | B14 | ||
| ISA_IOR | | [[#PC104_Bus|ISA_IOR]]/[[#GPIO|Bank 10 IO 4]] | ||
| | | | ||
| A14 | | A14 | ||
| ISA_ADD_17 | | [[#PC104_Bus|ISA_ADD_17]]/[[#GPIO|Bank 10 IO 1]] | ||
| | | | ||
| C05 | | C05 | ||
| Unused | | Unused | ||
| | | | ||
| D05 | | D05 | ||
| [[#GPIO|Bank 7 IO 2]] | | [[#GPIO|Bank 7 IO 2]] | ||
|- | |- | ||
| B13 | | B13 | ||
| ISA_IOW | | [[#PC104_Bus|ISA_IOW]]/[[#GPIO|Bank 10 IO 5]] | ||
| | | | ||
| A13 | | A13 | ||
| ISA_ADD_18 | | [[#PC104_Bus|ISA_ADD_18]]/[[#GPIO|Bank 10 IO 2]] | ||
| | | | ||
| C04 | | C04 | ||
| Unused | | Unused | ||
| | | | ||
| D04 | | D04 | ||
| [[#GPIO|Bank 7 IO 1]] | | [[#GPIO|Bank 7 IO 1]] | ||
|- | |- | ||
| B12 | | B12 | ||
| ISA_MEMR | | [[#PC104_Bus|ISA_MEMR]]/[[#GPIO|Bank 10 IO 6]] | ||
| | | | ||
| A12 | | A12 | ||
| ISA_ADD_19 | | [[#PC104_Bus|ISA_ADD_19]]/[[#GPIO|Bank 10 IO 3]] | ||
| | | | ||
| C03 | | C03 | ||
| Unused | | Unused | ||
| | | | ||
| D03 | | D03 | ||
| [[#GPIO|Bank 7 IO 0]] | | [[#GPIO|Bank 7 IO 0]] | ||
|- | |- | ||
| B11 | | B11 | ||
| ISA_MEMW | | [[#PC104_Bus|ISA_MEMW]]/[[#GPIO|Bank 10 IO 7]] | ||
| | | | ||
| A11 | | A11 | ||
| ISA_AEN | | [[#PC104_Bus|ISA_AEN]]/[[#GPIO|Bank 6 IO 0]] | ||
| | | | ||
| C02 | | C02 | ||
| Unused | | Unused | ||
| | | | ||
| D02 | | D02 | ||
| [[#GPIO|Bank 10 IO 9]] | | [[#GPIO|Bank 10 IO 9]] | ||
|- | |- | ||
| B10 | | B10 | ||
| GND | | GND | ||
| | | | ||
| A10 | | A10 | ||
| [[#GPIO|Bank 6 IO 5]] | | [[#GPIO|Bank 6 IO 5]] | ||
| | | | ||
| C01 | | C01 | ||
| Unused | | Unused | ||
| | | | ||
| D01 | | D01 | ||
| [[#GPIO|Bank 10 IO 8]] | | [[#GPIO|Bank 10 IO 8]] | ||
|- | |- | ||
| B09 | | B09 | ||
| 8V_48V <ref>This pin can be used to supply power to the board through the switching regulator.</ref> | | 8V_48V <ref>This pin can be used to supply power to the board through the switching regulator.</ref> | ||
| | | | ||
| A09 | | A09 | ||
| ISA_DAT_00 | | [[#PC104_Bus|ISA_DAT_00]]/[[#GPIO|Bank 8 IO 0]] | ||
| | | | ||
| C00 | | C00 | ||
| GND | | GND | ||
| | | | ||
| D00 | | D00 | ||
| GND | | GND | ||
|- | |- | ||
| B08 | | B08 | ||
| [[#GPIO|Bank 6 IO 3]] | | [[#GPIO|Bank 6 IO 3]] | ||
| | | | ||
| A08 | | A08 | ||
| ISA_DAT_01 | | [[#PC104_Bus|ISA_DAT_01]]/[[#GPIO|Bank 8 IO 1]] | ||
| rowspan=8 colspan=8 | | | rowspan=8 colspan=8 | | ||
|- | |- | ||
| B07 | | B07 | ||
| Unused | | Unused | ||
| | | | ||
| A07 | | A07 | ||
| ISA_DAT_03 | | [[#PC104_Bus|ISA_DAT_03]]/[[#GPIO|Bank 8 IO 3]] | ||
|- | |- | ||
| B06 | | B06 | ||
| [[#GPIO|Bank 6 IO 9]] | | [[#GPIO|Bank 6 IO 9]] | ||
| | | | ||
| A06 | | A06 | ||
| ISA_DAT_04 | | [[#PC104_Bus|ISA_DAT_04]]/[[#GPIO|Bank 8 IO 4]] | ||
|- | |- | ||
| B05 | | B05 | ||
| N/A | | N/A | ||
| | | | ||
| A05 | | A05 | ||
| ISA_DAT_05 | | [[#PC104_Bus|ISA_DAT_05]]/[[#GPIO|Bank 8 IO 5]] | ||
|- | |- | ||
| B04 | | B04 | ||
| [[#FPGA_IRQs|FPGA IRQ 17]] | | [[#FPGA_IRQs|FPGA IRQ 17]] | ||
| | | | ||
| A04 | | A04 | ||
| ISA_DAT_02 | | [[#PC104_Bus|ISA_DAT_02]]/[[#GPIO|Bank 8 IO 2]] | ||
|- | |- | ||
| B03 | | B03 | ||
| +5V <ref name=pc1045v /> | | +5V <ref name=pc1045v /> | ||
| | | | ||
| A03 | | A03 | ||
| ISA_DAT_06 | | [[#PC104_Bus|ISA_DAT_06]]/[[#GPIO|Bank 8 IO 6]] | ||
|- | |- | ||
| B02 | | B02 | ||
| [[#GPIO|Bank 2 IO 7]] <ref>This is automatically pulsed on startup by the ts-pc104 driver as ISA_RESET</ref> | |||
| [[#GPIO|Bank 2 IO 7]] <ref>This is automatically | |||
| | | | ||
| A02 | | A02 | ||
| ISA_DAT_07 | | [[#PC104_Bus|ISA_DAT_07]]/[[#GPIO|Bank 8 IO 7]] | ||
|- | |- | ||
| B01 | | B01 | ||
| GND | | GND | ||
| | | | ||
| A01 | | A01 | ||
| [[#GPIO|Bank 2 IO 8]] | | [[#GPIO|Bank 2 IO 8]] | ||
|} | |} | ||
<References /> | <References /> |
Revision as of 10:54, 16 December 2021
The PC104 connector consists of four rows of pins labelled A-D. The PC104 standard implements an ISA bus over these headers, but we also include the ability for almost all of the pins to be used as DIO.
- ↑ Outputs a continuous 14.318180 MHz clock
- ↑ 2.0 2.1 2.2 Powering the system from PC104 5V prevents the Board's low power sleep mode from functioning.
- ↑ This pin can be used to supply power to the board through the switching regulator.
- ↑ This is automatically pulsed on startup by the ts-pc104 driver as ISA_RESET