TS-8390-47xx DIO Header: Difference between revisions
From embeddedTS Manuals
(Created page with "The DIO header is a 0.1" pitch 2x40 header. {| class=wikitable |+ DIO Header Pinout |- | Pin | Description |- | 1 | FPGA TDO <ref name=FPGAJTAG>The FPGA JTAG pins are only ...") |
No edit summary |
||
(3 intermediate revisions by the same user not shown) | |||
Line 1: | Line 1: | ||
The DIO header is a 0.1" pitch 2x40 header. | The DIO header is a 0.1" pitch 2x40 header. | ||
{| | |||
| | |||
{| class=wikitable | {| class=wikitable | ||
|+ DIO Header Pinout | |+ DIO Header Pinout | ||
|- | |- | ||
! Pin | |||
! Description | |||
|- | |- | ||
| 1 | | 1 | ||
Line 128: | Line 130: | ||
|} | |} | ||
| | | | ||
{| | {| | ||
| [[File:TS-8390-DIO.png|400px | | [[File:TS-8390-DIO.png|400px]] | ||
|} | |||
|} | |} | ||
<References /> | <References /> |
Latest revision as of 13:19, 11 September 2013
The DIO header is a 0.1" pitch 2x40 header.
|
|
- ↑ 1.0 1.1 1.2 1.3 The FPGA JTAG pins are only intended for production. Use of these for reprogramming the FPGA is not recommended or supported. See the #FPGA Programming section for more information about the supported mechanism for reloading the FPGA.
- ↑ Pull low to reset the CPU. Do not drive high (use open drain).