TS-TPC-7990 FPGA Changelog: Difference between revisions

From embeddedTS Manuals
No edit summary
No edit summary
 
(5 intermediate revisions by the same user not shown)
Line 8: Line 8:
! Rev
! Rev
! Changes
! Changes
|-
| 1
|
* Initial Release
|-
| 2
|
* Added TOUCH_RESET gpio
|-
|-
| 3
| 3
|  
|  
* Initial Release
* Changed FPGA_IRQ_2 into FPGA_RESET
|-
|-
| 4
| 4
|  
|  
* ttyMAX uarts use IRQ 0.
* tristate DC_SPI_CS#
* ttyMAX uarts use IRQ 0
* Fixed WIFI clock
* Fixed WIFI clock
* Fixed default crossbar so all uarts work without regisiter write fixes
* Fixed default crossbar so all uarts work without regisiter write fixes
* Fixed DIO_1
|-
| 5
|
* Changed onboard pullup to fix production process.
|-
| 6
|
* Added support for REV B boards.
|-
| 7
|
* Added support for reprogramming Silabs in the field
|-
| 8
|
* Routes DC_SPI_MISO to FPGA_SPI_MISO when the chip select is not asserted.  Used to detect silo board automatically.
|-
| 9
|
* Added XBEE_TXD to crossbar at address fpga register 62
|}
|}



Latest revision as of 10:37, 7 June 2017

Check the FPGA rev with:

echo $(($(tshwctl --peek --addr 51)>>4))
Rev Changes
1
  • Initial Release
2
  • Added TOUCH_RESET gpio
3
  • Changed FPGA_IRQ_2 into FPGA_RESET
4
  • tristate DC_SPI_CS#
  • ttyMAX uarts use IRQ 0
  • Fixed WIFI clock
  • Fixed default crossbar so all uarts work without regisiter write fixes
  • Fixed DIO_1
5
  • Changed onboard pullup to fix production process.
6
  • Added support for REV B boards.
7
  • Added support for reprogramming Silabs in the field
8
  • Routes DC_SPI_MISO to FPGA_SPI_MISO when the chip select is not asserted. Used to detect silo board automatically.
9
  • Added XBEE_TXD to crossbar at address fpga register 62

You can reload the FPGA during startup for custom FPGAs. If /boot/ts7990-fpga.vme is present during startup you will see u-boot reload this file:

Bytes transferred = 56341 (dc15 hex)
VME file checked: starting downloading to FPGA
Diamond Deployment Tool 3.5
CREATION DATE: Wed Oct 07 11:38:24 2015


Downloading FPGA 53248/56341 completed
FPGA downloaded successfully