TS-7970 PCB Changelog: Difference between revisions
From embeddedTS Manuals
No edit summary |
No edit summary |
||
(6 intermediate revisions by the same user not shown) | |||
Line 24: | Line 24: | ||
| | | | ||
* Changed PHY to Marvell 88E1512 due to published Microchip errata #9-10 which affects link reliability with some link partners. | * Changed PHY to Marvell 88E1512 due to published Microchip errata #9-10 which affects link reliability with some link partners. | ||
{{Note|This change should be transparent in Linux from older kernels, but make sure the Marvell PHY driver is actually disabled as it does not configure this PHY correctly. The genphy driver will communicate correctly with this PHY. Earlier shipping images had this enabled, but current images keep this driver disabled}} | {{Note|This change should be transparent in Linux from older kernels, but if link problems are seen from older images make sure the Marvell PHY driver is actually disabled as it does not configure this PHY correctly. The genphy driver will communicate correctly with this PHY. Earlier shipping images had this enabled, but current images keep this driver disabled}} | ||
* Changed to a larger Ethernet Magjack with separate centertaps as required by the PHY manufacturer. | * Changed to a larger Ethernet Magjack with separate centertaps as required by the PHY manufacturer. | ||
* CPU pin C13 tied to ground. Used to detect REV D boards. | * CPU pin C13 tied to ground. Used to detect REV D boards. | ||
Line 33: | Line 33: | ||
* Changed pin 28 to Enable 2.5V REF to reduce power in silabs sleep mode | * Changed pin 28 to Enable 2.5V REF to reduce power in silabs sleep mode | ||
* Improvements for our internal production | * Improvements for our internal production | ||
|- | |||
| E | |||
| | |||
* Minor changes for internal production. | |||
* H6 biased low to detect new rev | |||
|- | |||
| F | |||
| | |||
* LSR TIWI-BLE Replaced with Silex SX-SDMAC2832S+ | |||
|- | |||
| H | |||
| | |||
* Due to parts availability, replaced Lattice MachXO2 with Lattice MachXO3. | |||
** No user facing changes to support the new FPGA. | |||
** [[#FPGA|For more details]] | |||
* Due to parts availability, replaced microcontroller Silabs 8051 with Renesas RA4M2 | |||
** No software image changes to support any existing microcontroller features | |||
** [[#Supervisory_Microcontroller|For more details]] | |||
* Due to parts availability, the Intersil ISL12020 functionality is also provided by the same Renesas RA4M2. | |||
** [[#RTC|For more details]] | |||
|} | |} |
Latest revision as of 16:03, 17 October 2022
Revision | Changes | ||
---|---|---|---|
A |
| ||
B |
| ||
C |
| ||
D |
| ||
E |
| ||
F |
| ||
H |
|